The purpose of this document is to provide guidelines for migrating VNC1L designs to VNC2.
# TABLE OF CONTENTS

1 Introduction .................................................................................................................. 2
2 VNC1L vs VNC2 ........................................................................................................... 3
3 Reference Schematics .................................................................................................. 4
   3.1 VNC1L schematic ................................................................................................. 4
   3.2 VNC2-48L1A Equivalent of VNC1L VDIP2 Reference Schematic ...................... 5
4 BOM Change required to convert from VNC1L to VNC2-48L1A ......................... 6
5 Firmware ...................................................................................................................... 7
6 Loading Firmware ....................................................................................................... 8
7 Summary ...................................................................................................................... 12
8 Contact Information .................................................................................................. 13
Appendix A – SPI Clarification ..................................................................................... 15
Appendix B – Revision History .................................................................................... 16
1 Introduction

The Vinculum VNC2 is FTDI’s 2nd generation USB host controller solution and it expands on the capabilities of the VNC1L. VNC2 is supplied in 6 different packages. These are 32 pin QFN and LQFP packages, 48 pin QFN and LQFP packages and 64 pin QFN and LQFP packages.

The smaller packages reduce the number of IO by 16 pins to allow for more compact designs where space limitations are a consideration.

The larger packages provide additional 16 I/O to allow for increased functionality. In addition to the increased number of VNC2 package options, there is also a new software development tool suite developed by FTDI to enable users to create their own customised firmware.

The main focus of this document will be on how to migrate from a design using the VNC1L to a VNC2-48L1A device.
## 2 VNC1L vs VNC2

The main features of the two generations of devices are shown below. All features are available in the 64 pin packages. The 48 pin and 32 pin packages have the same memory and internal functions but less I/O. The 48 pin package matches the VNC1L device. For full details see the VNC2 Datasheet at www.ftdichip.com

<table>
<thead>
<tr>
<th>FEATURE</th>
<th>VNC1L</th>
<th>VNC2</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MECHANICAL</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Package</td>
<td>48 pin LQFP</td>
<td>64, 48,32 pin QFN or LQFP</td>
</tr>
<tr>
<td>Temperature</td>
<td>-40 to +85C</td>
<td>-40 to +85C</td>
</tr>
<tr>
<td><strong>ELECTRICAL</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCC</td>
<td>3V3</td>
<td>3V3</td>
</tr>
<tr>
<td>VCC IO</td>
<td>5V tolerant 3V3</td>
<td>5V tolerant 3V3</td>
</tr>
<tr>
<td>CLK source</td>
<td>12MHz (external)</td>
<td>12MHz (external)</td>
</tr>
<tr>
<td><strong>CPU</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8-bit Harvard architecture</td>
<td></td>
<td>16-bit Harvard architecture</td>
</tr>
<tr>
<td><strong>INTERFACING</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB ports</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>UART port</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SPI slave port</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>SPI master port</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FIFO monitor port option</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Debug port</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td><strong>FIRMWARE</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Precompiled firmware</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>Tools for creating own firmware</td>
<td>NO</td>
<td>YES</td>
</tr>
<tr>
<td><strong>MEMORY</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA RAM</td>
<td>4k x 8 (4kbytes)</td>
<td>4k x 32 (16kbytes)</td>
</tr>
<tr>
<td>E-FLASH</td>
<td>64k x 8 (64kbytes)</td>
<td>128k x 16 (256kByte)</td>
</tr>
<tr>
<td><strong>USB MODES</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Speed</td>
<td>Full / low</td>
<td>Full / low</td>
</tr>
<tr>
<td>Transfer modes</td>
<td>Bulk / Interrupt</td>
<td>Bulk, interrupt, isochronous</td>
</tr>
<tr>
<td><strong>CONFIGURATION PORTS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UART</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>USB</td>
<td>YES (after initial programming)</td>
<td>YES</td>
</tr>
<tr>
<td>SPI</td>
<td>NO</td>
<td>YES</td>
</tr>
<tr>
<td>FIFO</td>
<td>NO</td>
<td>YES</td>
</tr>
<tr>
<td>DEBUG PORT</td>
<td>N/A</td>
<td>YES</td>
</tr>
</tbody>
</table>
3 Reference Schematics

3.1 VNC1L schematic

This schematic is for the VDIP2 based on the VNC1L.
3.2 VNC2-48L1A Equivalent of VNC1L VDIP2 Reference Schematic
### 4 BOM Change required to convert from VNC1L to VNC2-48L1A

<table>
<thead>
<tr>
<th>VNC1L Schematic Component</th>
<th>VNC2-48L1A Schematic Component</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>U1 - VNC1L</td>
<td>U1 - VNC2-48L1A</td>
<td>Controller IC</td>
</tr>
<tr>
<td>C8, C9 – 68pF Capacitor</td>
<td>C10, C11 – 27pF Capacitor</td>
<td>Load capacitor on crystal</td>
</tr>
<tr>
<td>R9, 10k resistor</td>
<td>Do not fit pull down on U1 pin 48</td>
<td>PLL enable</td>
</tr>
<tr>
<td>R7, 180R</td>
<td>Replace with 0R link or simply track over if redesigning PCB</td>
<td>VNC1L PLL Filter / VNC2 VREGOUT</td>
</tr>
<tr>
<td>C10, 10nF</td>
<td>C12, 4.7uF</td>
<td>VNC1L PLL Filter / VNC2 VREGOUT</td>
</tr>
<tr>
<td>C11, 1nF</td>
<td>C13, 100nF</td>
<td>VNC1L PLL Filter / VNC2 VREGOUT</td>
</tr>
<tr>
<td>R8, 0R to 3V3</td>
<td></td>
<td>Remove</td>
</tr>
</tbody>
</table>

The pull up resistors, shown on the VNC1L schematic R12-R36, are optional even on the VNC1L schematic.

Pin 3 AVCC of the VNC2-48L is internally bonded to the 1V8 internal regulator. This is the only package with this internal bond for ease of upgrade from a VNC1L.
5 Firmware

As the internals of the two devices is different, the firmware that runs on the devices is different. However to maintain backward compatibility there is equivalent firmware available for download.

<table>
<thead>
<tr>
<th>VNC1L Firmware</th>
<th>VNC2 Firmware</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDAP</td>
<td>V2DAP</td>
</tr>
<tr>
<td>VMSC</td>
<td>V2MSC</td>
</tr>
<tr>
<td>VDPS</td>
<td>V2DPS</td>
</tr>
<tr>
<td>VCDC</td>
<td>V2CDC</td>
</tr>
<tr>
<td>VDIF</td>
<td>V2DIF2</td>
</tr>
</tbody>
</table>

These builds may be downloaded from [www.ftdichip.com](http://www.ftdichip.com) (at the time of writing this application note, some of these builds were not available, but were scheduled to be put onto the website soon).

In addition to using these pre-compiled libraries, VNC2 is supplied with a software development tool chain to allow customers to customise the pre-compiled firmware or create their own firmware for greater flexibility in design.

Note: The precompiled builds are designed for the 48 pin pkg as that was all VNC1L was available in.
6 Loading Firmware

VNC1L was limited to using the UART to load firmware onto a blank device. The VNC2 may be programmed via the debug port or via the UART interface. Although FTDI will provide utilities for this, there may be situations where users prefer to develop their own programmer over the UART and there are some significant differences between VNC1L and VNC2.

Key differences between VNC1L and VNC2:

- Each block of the flash on the VNC2 is 128 bytes compared with 64 bytes on the VNC1L.
- The endianess of the VNC2 is different from that of the VNC1L meaning that data must be reversed before it can be sent to the device.
- The size of the ROM files on VNC1L were all 64k, the ROM files on the VNC2 can be anything up to the size of the flash.

To program the VNC2 firmware over the UART the device must be reset in prog mode; this is achieved by driving the **prog#** pin low and then driving the **reset#** pin low then high. When the device is in prog mode it is ready be programmed over the UART using the following command / response standard.

<table>
<thead>
<tr>
<th>Command Name</th>
<th>Command(s):</th>
<th>Response</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Echo</td>
<td>0xFF</td>
<td>0xFF</td>
<td></td>
</tr>
<tr>
<td>Echo</td>
<td>0xFB</td>
<td>0xFB</td>
<td>VNC1L used the 0xFA command to echo, VNC2 uses 0xFB to distinguish between the devices.</td>
</tr>
<tr>
<td>Set Baud Rate</td>
<td>0x01</td>
<td>0x02</td>
<td>(115200 Baud == 1, 1 MBaud == 2, 3 MBaud == 3)</td>
</tr>
<tr>
<td>Read Address</td>
<td>0x02</td>
<td>0x02 Data to Read</td>
<td></td>
</tr>
<tr>
<td>Write Address</td>
<td>0x03</td>
<td>0x02</td>
<td>The 0x02 response will be sent after FlashAddrHigh has been received by the device.</td>
</tr>
</tbody>
</table>

Below is a snippet of the test code that has been used to write and verify the flash of the VNC2....

```c
// Sample code for writing flash of VNC2 written in C/C++.

// Function: sendData - writes the data read from the ROM file to the VNC2 and verifies it.
// Parameters: romfile - a handle to the ROM file obtained from the open(....) function.
// filename - a char array containing the name of the rom file that we have opened.
// ftHandle - handle to the TTL cable that we are communicating over.
// Return: returns 1 on successful completion, !1 otherwise.

char sendData(int romfile, char *filename, FT_HANDLE ftHandle)
{
  unsigned long filesize;
  unsigned long pageSegCount;   // The amount of pages needed to store the ROM file.
  unsigned long pageRem = 0;    // Portion of a ROM file left over that doesn't fill a full page.
  unsigned long numwrit;       // Not required to be used....
  unsigned long padByteCnt = 0;
  unsigned long padSegRem = 0;
  unsigned long padSegSize = (1 * 128);
  unsigned char databuf[PAGESIZE];  // Data read from the ROM file.
```
unsigned char endianBuf[PAGESIZE];  // Data read from the ROM file reversed to accommodate VNC2 endianess
unsigned char receiveBuf[PAGESIZE]; // Data received from the VNC2
unsigned char j = 0;
unsigned char cmd;
unsigned char dataread = 0x00;
unsigned char baudbuf[6];
FT_STATUS ftStatus;
unsigned long i; // Index used as the location within the device flash.

struct stat stbuf;
stat(filename, &stbuf);

// FILE SIZE CALCULATIONS
filesize = stbuf.st_size;
pagesegcount = filesize / PAGESIZE;
pageRem = filesize % PAGESIZE;

// Echo from the device...
cmd = 0xFF;
ftStatus = FT_Write(ftHandle, &cmd, 1, &numwrit);
umwrit = 0;
ftStatus = FT_Read(ftHandle, &dataread, 1, &numwrit);

// Set the baud rate of the chip...
cmd = 0x01;
baudbuf[0] = cmd;
baudbuf[1] = 0x03;  // 1, 2 or 3
ftStatus = FT_Write(ftHandle, baudbuf, 2, &numwrit);

// Allow some time for the baud rate to settle..
Sleep(100);

// Set the baud rate of the TTL cable.
FT_SetBaudRate(ftHandle, 3000000);

numwrit = 0;
ftStatus = FT_Read(ftHandle, &dataread, 1, &numwrit);
if(dataread != 0x02)
{
    printf("The baud rates aren't synced, exiting.\n");
    return -1;
}

// Echo from the device...
cmd = 0xFB;
FT_Write(ftHandle, &cmd, 1, &numwrit);
umwrit = 0;
FT_Read(ftHandle, &dataread, 1, &numwrit);

cmd = 0xFF;
FT_Write(ftHandle, &cmd, 1, &numwrit);
umwrit = 0;
FT_Read(ftHandle, &dataread, 1, &numwrit);

printf("Writing File");

// Increment by one to accommodate the fractional page, the fractional page will be memset with 0xFF...
```c
pageSegCount++;

for(i = 0; i < pageSegCount; i++)
{
    unsigned char transdata[2];
    int numread = 0;

    // Memset the data buffer...
    memset(databuf, 0xFF, PAGESIZE);
    numread = read(romfile, databuf, PAGESIZE);

    // Change the data to little? endian for VNC2.
    for (j=0; j < PAGESIZE; j += 2)
    {
        endianBuf[j] = databuf[j+1];
        endianBuf[j+1] = databuf[j];
    }

    /*
     * WRITE FORMAT
     * 0x03
     * FlashAddressLow
     * FlashAddressHigh
     * Data block to write.
     */
    cmd = 0x03;
    FT_Write(ftHandle, &cmd, 1, &numwrit);
    transdata[0] = (i & 0xFF);
    transdata[1] = ((i >> 8) & 0xFF);

    // Send the data address....
    FT_Write(ftHandle, transdata, 2, &numwrit);

    // Check for a response from this....
    FT_Read(ftHandle, &dataread, 1, &numwrit);
    if(dataread != 0x02)
    {
        printf("!");
        return -1;
    }

    // Send the data.
    // Send the data address....
    FT_Write(ftHandle, endianBuf, PAGESIZE, &numwrit);

    // Check for a response again....
    FT_Read(ftHandle, &dataread, 1, &numwrit);
    if(dataread == 0x02)
    {
        printf(".");
    }
    else
    {
        printf("!");
        return -1;
    }

    /*
     * READ FORMAT
     * 0x02
     * FlashAddressLow
     * FlashAddressHigh
     */
    // Read the data back to make sure that it has been programmed correctly.
```

cmd = 0x02;
transdata[0] = (i & 0xFF);
transdata[1] = ((i >> 8) & 0xFF);

// Send the command
FT_Write(ftHandle, &cmd, 1, &numwrit);

// Send the data address....
FT_Write(ftHandle, transdata, 2, &numwrit);

// Check for a response from this....
FT_Read(ftHandle, &dataread, 1, &numwrit);
Sleep(10);

// Make sure that we have 128 bytes to read from the chip!!!
FT_GetQueueStatus(ftHandle, &numwrit);
if(numwrit < PAGESIZE)
{
    printf("Not enough data to read");
    return -1;
}

// Read 128 bytes back from the chip...
FT_Read(ftHandle, receiveBuf, PAGESIZE, &numwrit);

// Compare the data read back from the flash with the data sent....
// NOTE: The data that is returned is reversed due to the endianess of the VNC2,
// compare the returned data with the data that we reversed to send to the chip.
for(j = 0 ; j < PAGESIZE; j++)
{
    if(endianBuf[j] != receiveBuf[j])
    {
        printf("The data returned is not the same!");
        return -1;
    }
}
return 1;
7 Summary

In summary VNC2 will allow for existing PCBs to be upgraded to the more powerful device without needing to change the PCB, but will also allow for greater customisation of the firmware and hence a better product and user experience.

New designs, requiring new PCBs may also opt for different device packages. The 32 pin option will allow for smaller designs where space is a consideration. The 64 pin package will allow for additional functionality to be added via the extra pin count.
8 Contact Information

Head Office – Glasgow, UK

Future Technology Devices International Limited
Unit 1, 2 Seaward Place, Centurion Business Park
Glasgow G41 1HH
United Kingdom

Tel: +44 (0) 141 429 2777
Fax: +44 (0) 141 429 2758

E-mail (Sales) sales1@ftdichip.com
E-mail (Support) support1@ftdichip.com
E-mail (General Enquiries) admin1@ftdichip.com
Web Site URL http://www.ftdichip.com
Web Shop URL http://www.ftdichip.com

Branch Office – Taipei, Taiwan

Future Technology Devices International Limited (Taiwan)
2F, No 516, Sec. 1 NeiHu Road
Taipei 114
Taiwan, R.O.C.
Tel: +886 (0) 2 8797 1330
Fax: +886 (0) 2 8751 9737

E-mail (Sales) tw.sales1@ftdichip.com
E-mail (Support) tw.support1@ftdichip.com
E-mail (General Enquiries) tw.admin1@ftdichip.com
Web Site URL http://www.ftdichip.com

Branch Office – Hillsboro, Oregon, USA

Future Technology Devices International Limited (USA)
7235 NW Evergreen Parkway, Suite 600
Hillsboro, OR 97123-5803
USA
Tel: +1 (503) 547 0988
Fax: +1 (503) 547 0987

E-Mail (Sales) us.sales@ftdichip.com
E-Mail (Support) us.support@ftdichip.com
E-Mail (General Enquiries) us.admin@ftdichip.com
Web Site URL http://www.ftdichip.com

Branch Office – Shanghai, China

Future Technology Devices International Limited (China)
Room 408, 317 Xianxi Road,
ChangNing District,
ShangHai, China

Tel: +86 (21) 62351596
Fax: +86(21) 62351595

E-Mail (Sales): cn.sales@ftdichip.com
E-Mail (Support): cn.support@ftdichip.com
E-Mail (General Enquiries): cn.admin1@ftdichip.com
Web Site URL: http://www.ftdichip.com
Distributor and Sales Representatives
Please visit the Sales Network page of the FTDI Web site for the contact details of our distributor(s) and sales representative(s) in your country.

Neither the whole nor any part of the information contained in, or the product described in this manual, may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder. This product and its documentation are supplied on an as-is basis and no warranty as to their suitability for any particular purpose is either made or implied. Future Technology Devices International Ltd will not accept any claim for damages howsoever arising as a result of use or failure of this product. Your statutory rights are not affected. This product or any variant of it is not intended for use in any medical appliance, device or system in which the failure of the product might reasonably be expected to result in personal injury. This document provides preliminary information that may be subject to change without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document. Future Technology Devices International Ltd, Unit 1, 2 Seaward Place, Centurion Business Park, Glasgow G41 1HH United Kingdom. Scotland Registered Number: SC136640
Appendix A - SPI Clarification

There is a subtle difference in the SPI mode of operation between VNC1L and VNC2 in VNC1L SPI backward compatible mode.

In essence VNC1L waits for the chip select line to go active and then the start bit must be a ‘1’ for the transaction to begin.

In VNC2 backward compatibility mode the chip waits for the chip select to go active and then counts the next 12 clocks as the full transmission. The start bit is effectively a don’t care state.

If the SPI interface is accessed by the external controller (master) by bit-banging the SPI bits of the interface there will be no new problems.

If the SPI interface is accessed by the external controller using its in-built 8-bit wide SPI interface and simply padding with 0’s either at the front or the end of the message it will not work.

As such the interface must be bit-banged to ensure it works with VNC1L and VNC2 in this mode. The first bit after the chip select is active must be the start bit. No padding is allowed.
Appendix B – Revision History

<table>
<thead>
<tr>
<th>Version</th>
<th>Description</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>Preliminary</td>
<td>First Preliminary version available</td>
<td>1st Feb 2010</td>
</tr>
<tr>
<td>Version 1.0</td>
<td>First release Rev 1.0 available</td>
<td>19th Feb 2010</td>
</tr>
<tr>
<td>Version 1.1</td>
<td>Added new chapter 6 for loading firmware over UART</td>
<td>22nd March 2010</td>
</tr>
<tr>
<td>Version 1.2</td>
<td>Modified chapter 6</td>
<td>22nd April 2010</td>
</tr>
<tr>
<td>Version 1.3</td>
<td>Correction to write opcode in section 6</td>
<td>13th May 2011</td>
</tr>
<tr>
<td></td>
<td>Added appendix A</td>
<td></td>
</tr>
</tbody>
</table>