Application Notes

AN_376

Xilinx FPGA FIFO master Programming Guide

Version 1.0

Issue Date: 2015-09-03

This document provides a guide on how to use Xilinx program tool iMPACT to program a Xilinx FPGA as a FIFO master for interfacing with UMFT600X/UMFT601X modules.

Use of FTDI devices in life support and/or safety applications is entirely at the user's risk, and the user agrees to defend, indemnify and hold FTDI harmless from any and all damages, claims, suits or expense resulting from such use.
Table of Contents

1 Introduction ........................................................................................................ 3
  1.1 Overview ....................................................................................................... 3
  1.2 Prerequisite .................................................................................................. 3
  1.3 Notes ............................................................................................................. 3

2 Step-by-step instruction ...................................................................................... 4
  2.1.1 Spartan-6 SP601 ...................................................................................... 4
  2.1.2 Virtex-6 LX24T HTG-V6-PCIE .............................................................. 9

3 UMFT600X/UMFT601X Data Loopback Demo .................................. 11

4 Contact Information .......................................................................................... 13

Appendix A – Document References ......................................................... 14
Appendix B – Acronyms and Abbreviations ........................................... 15
Appendix C – List of Tables & Figures ......................................................... 16
  List of Figures ..................................................................................................... 16
Appendix D – Revision History ................................................................. 17
1 Introduction

This document explains how to use Xilinx program tool iMPACT to program Xilinx FPGA as a FIFO master with the sample image for UMFT600X/UMFT601X module.

1.1 Overview

UMFT600X/UMFT601X modules are evaluation modules with FMC(LPC) high speed connectors, providing a USB3.0 to 16Bit/32Bit wide parallel FIFO interface, which are used to evaluate the functionality of FT600/FT601 devices.

As a FIFO slave board, the UMFT600X/UMFT601X operates with a FIFO master board which has a standard FMC connector. This document explains how to program a Xilinx FPGA(Spartan-6 FPGA SP601 Evaluation Kit and Virtex-6 LX240T Evaluation Kit) as a FIFO master with the sample image, so that user can run ‘FT600DataLoopbackApp’ to verify module’s functions.

1.2 Prerequisite

- A PC with Xilinx program tool iMPACT (Assume Xilinx drivers have been installed.)
- Xilinx Spartan-6 FPGA SP601 evaluation Kit
- Xilinx Virtex-6 LX240T FPGA HTG-V6-PCIE Evaluation Kit and Platform Cable USB II

1.3 Notes

FTDI provides 8 different FPGA loopback application images and 2 PCB evaluation boards with an HSMC connector that is compatible with xilinx FPGA development kits. Ensure the FPGA image used, matches with the PCB evaluation board i.e. UMFT600 or UMFT601 and either 600 mode or 245 mode of operation. Data transfer will not work properly if the FPGA image is incompatible with the PCB evaluation board.

FPGA loopback application images
- Xilinx FPGA-Spartan-6 SP601, FT601, 600 mode
- Xilinx FPGA-Spartan-6 SP601, FT601, 245 mode
- Xilinx FPGA-Virtex-6 HTG-V6-PCIE, FT601, 600 mode
- Xilinx FPGA-Virtex-6 HTG-V6-PCIE, FT601, 245 mode
- Xilinx FPGA-Spartan-6 SP601, FT600, 600 mode
- Xilinx FPGA-Spartan-6 SP601, FT600, 245 mode
- Xilinx FPGA-Virtex-6 HTG-V6-PCIE, FT600, 600 mode
- Xilinx FPGA-Virtex-6 HTG-V6-PCIE, FT600, 245 mode

PCB evaluation boards
- UMFT601X (HW_433) – For Xilinx FPGA with FT601 image
- UMFT600X (HW_431) – For Xilinx FPGA with FT600 image
## 2 Step-by-step instruction

### 2.1.1 Spartan-6 SP601

1. Connect the SP601 J10 (USB JTAG) to a PC with a mini-USB cable,
2. Apply DC5V to J18, then turn on the POWER (SW1 to ON.)
3. On the SP601 all SW and Jumpers are configured as default:

<table>
<thead>
<tr>
<th>SW2-SPI Flash</th>
<th>J4-Exclude FMC</th>
<th>SW8</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-on</td>
<td>Short 1-2</td>
<td>1-off</td>
</tr>
<tr>
<td>2-off</td>
<td></td>
<td>2-on</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3-off</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4-off</td>
</tr>
</tbody>
</table>

![Figure 2.1 SP601 Hardware Setup](image)

Figure 2.1 SP601 Hardware Setup
4. Run the Xilinx program tool iMPACT, the New iMPACT Project interface will appear, then click ‘Cancel’ to return to the main interface.

5. Double click ‘Boundary Scan’ at the iMPACT Flows window.

6. Move the mouse pointer to the right side window and right click, select ‘Initialize Chain’.

7. The tool will search and find the JTAG device automatically.

Figure 2.2 iMPACT User Interface

Figure 2.3 Boundary Scan and Initialize Chain
8. If iMPACT found the device, click ‘Yes’ to assign the demo FPGA configuration file and specify the sample bit file for the FPGA.

![Image](image.png)

**Figure 2.4 Found Device**

9. The selected bit file will be shown in the device window.
10. The Flash PROMs interface will now appear.
11. Click ‘Yes’ to program SPI flash or click ‘No’ to skip and program the FPGA only.

![Image](image.png)

**Figure 2.5 Assign FPGA configure file successfully**
12. After specifying the .mcs files the interface shown below will appear.
13. Select "SPI PROM" and Flash select "W25Q64FV", data width select ‘1’.

Figure 2.6 Assigning File for Flash and select flash type

14. Select ‘FLASH’ or ‘Xilinx’ FPGA device then double click ‘Program’ for programming SPI flash or FPGA.
Figure 2.7 Select Program Device

15. Information message ‘Program Succeeded’ will be shown after programing successfully.
2.1.2 Virtex-6 LX24T HTG-V6-PCIE

1. Connect the "Platform Cable USB II" to the HTG-V6-PCIE J35 (JTAG) with the JTAG cable, and connect to a PC with a USB2.0 cable. Plug in DC12V to J11, and then turn on POWER (SW11). The HTG-V6-PCIE uses default setting.

Figure 2.8 Program Successfully

Figure 2.9 HTG-V6-PCIE Hardware Setup
2. The procedures of programming FPGA LX240T or Flash are same as section 2.1.1, but the files for FPGA and Flash are different, the Flash type is 'BPI', and the flash model is '28F256P30', with a data width of 16.

![Figure 2.10 HTG-V6-PCIE Flash Selection](image)
3 UMFT600X/UMFT601X Data Loopback Demo

1. Hardware setup: Plug the UMFT600X or UMFT601X module into the SP601 or HTG-V6-PCIE board; connect the UMFT600X or UMFT601X CN1 to the PC with a micro-USB3.0 cable. Plug in a DC supply to the SP601 or HTG-V6-PCIE board, and then turn on the POWER.

Figure 3.1 UMFT600X/UMFT601X + SP601 data loopback demo hardware setup

Figure 3.2 UMFT600X/UMFT601X + HTG-V6-PCIE data loopback demo hardware setup
2. Run the 'FT600DataLoopbackApp', the application will find the device automatically; click the 'Start All' button to do an all channels data loopback test. Refer to 'AN_375 FT600 Data Loopback Application User Guide' for more details of this application.

![Figure 3.3 FT600 Data Loopback application](image-url)
4 Contact Information

**Head Office – Glasgow, UK**

Future Technology Devices International Limited  
Unit 1, 2 Seaward Place, Centurion Business Park  
Glasgow G41 1HH  
United Kingdom  
Tel: +44 (0) 141 429 2777  
Fax: +44 (0) 141 429 2758

E-mail (Sales)   sales1@ftdichip.com  
E-mail (Support)  support1@ftdichip.com  
E-mail (General Enquiries)  admin1@ftdichip.com

**Branch Office – Tigard, Oregon, USA**

Future Technology Devices International Limited (USA)  
7130 SW Fir Loop  
Tigard, OR 97223-8160  
USA  
Tel: +1 (503) 547 0988  
Fax: +1 (503) 547 0987

E-Mail (Sales)  us.sales@ftdichip.com  
E-Mail (Support)  us.support@ftdichip.com  
E-Mail (General Enquiries)  us.admin@ftdichip.com

**Branch Office – Taipei, Taiwan**

Future Technology Devices International Limited (Taiwan)  
2F, No. 516, Sec. 1, NeiHu Road  
Taipei 114  
Taiwan, R.O.C.  
Tel: +886 (0) 2 8791 3570  
Fax: +886 (0) 2 8791 3576

E-mail (Sales)  tw.sales1@ftdichip.com  
E-mail (Support)  tw.support1@ftdichip.com  
E-mail (General Enquiries)  tw.admin1@ftdichip.com

**Branch Office – Shanghai, China**

Future Technology Devices International Limited (China)  
Room 1103, No. 666 West Huaihai Road,  
Shanghai, 200052  
China  
Tel: +86 21 62351596  
Fax: +86 21 62351595

E-mail (Sales)  cn.sales@ftdichip.com  
E-mail (Support)  cn.support@ftdichip.com  
E-mail (General Enquiries)  cn.admin@ftdichip.com

**Web Site**

http://ftdichip.com

**Distributor and Sales Representatives**

Please visit the Sales Network page of the [FTDI Web site](http://ftdichip.com) for the contact details of our distributor(s) and sales representative(s) in your country.

---

System and equipment manufacturers and designers are responsible to ensure that their systems, and any Future Technology Devices International Ltd (FTDI) devices incorporated in their systems, meet all applicable safety, regulatory and system-level performance requirements. All application-related information in this document (including application descriptions, suggested FTDI devices and other materials) is provided for reference only. While FTDI has taken care to assure it is accurate, this information is subject to customer confirmation, and FTDI disclaims all liability for system designs and for any applications assistance provided by FTDI. Use of FTDI devices in life support and/or safety applications is entirely at the user’s risk, and the user agrees to defend, indemnify and hold harmless FTDI from any and all damages, claims, suits or expense resulting from such use. This document is subject to change without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document. Neither the whole nor any part of the information contained in, or the product described in this document, may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder. Future Technology Devices International Ltd, Unit 1, 2 Seaward Place, Centurion Business Park, Glasgow G41 1HH, United Kingdom. Scotland Registered Company Number: SC136640
Appendix A – Document References

FT600Q-FT601Q SuperSpeed USB3.0 IC Datasheet
AN_375 FT600 Data Loopback Application User Guide
DS_UMFT60xx module datasheet
D3XX Programmer’s Guide
AN_385 D3xx Installation Guide
Xilinx Firmware Download
Loopback utility

Getting Started with the Spartan-6 FPGA SP601 Evaluation Kit User Guide

SP601 Hardware User Guide

SP601 Hardware Setup Guide

HTG-V6-PCIE FPGA evaluation kit Hardware Setup Guide
http://www.hitechglobal.com/Boards/Virtex6_PCIEExpress_Board.htm
## Appendix B – Acronyms and Abbreviations

<table>
<thead>
<tr>
<th>Terms</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FIFO</td>
<td>First In First Out</td>
</tr>
<tr>
<td>FMC</td>
<td>Field Programmable Mezzanine Card</td>
</tr>
<tr>
<td>FPGA</td>
<td>Field Programmable Gate Array</td>
</tr>
<tr>
<td>JTAG</td>
<td>Joint Test Action Group</td>
</tr>
<tr>
<td>LPC</td>
<td>Low Pin Count</td>
</tr>
<tr>
<td>USB</td>
<td>Universal Serial Bus</td>
</tr>
</tbody>
</table>
Appendix C – List of Tables & Figures

List of Figures
Figure 2.1 SP601 Hardware Setup........................................................................................................... 4
Figure 2.2 iMPACT User Interface........................................................................................................... 5
Figure 2.3 Boundary Scan and Initialize Chain ......................................................................................... 5
Figure 2.4 Found Device ............................................................................................................................ 6
Figure 2.5 Assign FPGA configure file successfully .................................................................................. 6
Figure 2.6 Assigning File for Flash and select flash type ........................................................................ 7
Figure 2.7 Select Program Device............................................................................................................ 8
Figure 2.8 Program Successfully ............................................................................................................... 9
Figure 2.9 HTG-V6-PCIE Hardware Setup .............................................................................................. 9
Figure 2.10 HTG-V6-PCIE Flash Selection ............................................................................................. 10
Figure 3.1 UMFT600X/UMFT601X + SP601 data loopback demo hardware setup ......................... 11
Figure 3.2 UMFT600X/UMFT601X + HTG-V6-PCIE data loopback demo hardware setup .......... 11
Figure 3.3 FT600 Data Loopback application .......................................................................................... 12
# Appendix D – Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Changes</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>Initial Release</td>
<td>2015-09-03</td>
</tr>
</tbody>
</table>

Document Title: AN_376 Xilinx FPGA FIFO master Programming Guide

Document Reference No.: FT_001193

Clearance No.: FTDI#462


Document Feedback: [Send Feedback](#)